



3 input more gate? OR Gate:




TTL

A	B	output
0	0	0
0	1	1
1	0	1
1	1	1

NAND Gate:



A	B	NAND
0	0	1
1	0	1
0	1	1
1	1	0



A	B	NAND	AND
0	0	1	0
1	0	1	0
0	1	1	0
1	1	0	1